![]() ![]() Jas, Abhijit, “Virtual scan chains: a means for reducing scan length in cores”, VLSI Test Symposium, 2000. Jas, Abhijit, et al., “Test vector decompression via cyclical scan chains and its application to testing core-based designs”, Test Conference, 1998. Jas, Abhijit, et al., “Scan vector compression/decompression using statistical coding”, VLSI Test Symposium, 1999. ![]() Jas, Abhijit, et al., “An Embedded Core DFT Scheme to Obtain Highly Compressed Test Sets”, Test Symposium, 1999. Hellebrand, Sybille, “A Mixed Mode Bist Scheme Based on Reseeding of Folding Counters”, Proceedings International Test Conference 2000, 778-84. 1, 1996), 11 pgs.Īl-Yamani, Ahmad A., et al., “Built-In Reseeding For Serial Bist”, Proceedings 21st IEEE VLSI Test Symposium, (2002), 1-22.īayraktaroglu, Ismet, et al., “Test volume and application time reduction through scan chain concealment”, Proceedings of the 38th Design Automation Conference, (2001), 151-5. “What's an LFSR?”, Texas Instruments SCTA036A, (Dec.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |